

**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

## **28V DC Solid State Power Controller Module**

### **Description:**

This Solid State Power Controller (SSPC) Module is designed to operate without any heatsink requirements. This is microcontroller-based Solid State Relays rated up to 35A designed to be used in high reliability 28V DC applications. This module has integrated current sensing with no derating over the full operating temperature range. This module is the electronic equivalent to electromechanical circuit breakers with isolated control and status.

**SPDB35D28      Protection to 35A**  
**SPDB10D28     Protection to 10A**

**NO ADDITIONAL HEATSINK REQUIRED upto ambient air temperature of 85C for full rated power**

### **Compliant Documents & Standards:**

MIL-STD-704F	Aircraft Electrical Power Characteristics 12 March 2004
MIL-STD-217F, Notice 2	Reliability Prediction of Electronic Equipment 28 Feb 1995
MIL-STD-1275B	Characteristics of 28 Volt DC Electrical Systems in Military Vehicles 20 November 1997

### **Module Features:**

- Extremely Low Power, No Derating Over the Full Temperature Range
- Avalanche rated mosfets to handle high levels of line spike
- Low Weight (62 grams typ)
- Potted Module
- Solid State Reliability
- High Power Density

### **Electrical Features:**

- 28VDC Input with Very Low Voltage Drop; 120mV, typ. @ 35A
- True I<sup>2</sup>t Protection up to 12X Rating with Nuisance Trip Suppression => Trip Time Constant 1.3 Seconds
- Instant Trip Protection (1 msec typ) for Loads Above 12X rating => Protection for Mosfets in the Module
- Unlimited Interrupt Capability; Repetitive Fault Handling Capability
- Thermal Memory
- Internally Generated Isolated Supply to Drive the Switch
- Low V<sub>Bias</sub> Current: 60 mA typ @ 5V DC
- High Control Circuit Isolation: 750V DC Control to Power Circuit
- Soft Turn-On to Reduce EMC Issues => Output Slew Rate Control
- EMI Tolerant
- Module Reset with a Low Level Signal; Reset Circuit is Trip-Free
- TTL/CMOS Compatible, Digitally Isolated, Input and Outputs
- Input filter for Noise Immunity
- Battle Short to override the Trip condition

**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

**Table 1 - Electrical Characteristics** (at 25 °C and  $V_{AUX} = 5.0V$  DC unless otherwise specified; temperature, where defined, is ambient)

<b>Control &amp; Status (TTL/CMOS Compatible)</b>	
Vbias Supply (Vcc)	5.0V DC Nominal, 6.5V DC Absolute Maximum 4.5V to 5.5 VDC
Vbias Supply (Vcc) Current	60 mA typ 100 mA max
LOAD STATUS & SWITCH STATUS Signals	$V_{oh}=4.6V$ , min, at $I_{oh}=-4mA$ $V_{ol}=0.4V$ , max, at $I_{ol}=4mA$
CONTROL Signal / BATTLE SHORT Signal	$V_{IH} = 2.0V$ min $V_{IL} = 0.8V$ max
Reset	Cycle CONTROL Signal

<b>Power</b>	
Input Voltage – Continuous – Transient	0 to 40V DC, 60V DC Absolute Maximum +600V or –600V Spike ( $\leq 10 \mu s$ ); 15mJ max
Power Dissipation	See Table 4
Current	See Table 4 See Figure 1, Trip Curve
Max Voltage Drop	See Table 4
Max current without tripping	110% min

Trip time	See Figure 1, Trip Curve
Output Rise Time (turn ON)	300 $\mu$ sec typ
Output Fall Time under normal turn-off	200 $\mu$ sec typ
Output Fall Time under Short Circuit	50 $\mu$ sec typ
Min Load Requirement	Nil

<b>Protection</b>	
Short Circuit Protection	Unlimited
Instant Trip	1200%, min; 1400%, max


**Table 2 - Physical Characteristics**

<b>Temperature</b>	
Operating Temperature	$T_A = -55 \text{ }^\circ\text{C}$ to $+100 \text{ }^\circ\text{C}$
Storage Temperature	$T_A = -55 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$

<b>Environmental</b>	
Altitude	Operation: -450 to 10,500 ft Storage: 35,000 ft. Can be installed in an unpressurized area
Case Dimensions	3" x 2.16" x 0.65"
Operating Orientation	Any
Weight	80 gms max
MTBF (MIL STD 217F)	80 kHrs at Full Load, 70 <sup>0</sup> C, Ground Mobile


**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

**Figure 1 – Trip Curve**



TECHNICAL DATA  
DATASHEET 5104, Rev D

Figure 2 – Timing Diagram



Time (s)

Table 3 – Signal Timing – (-55 ° C to 100 ° C @ LINE = 28V DC)




Parameter	Symbol	Min	Max	Units
CONTROL to SWITCH STATUS Delay for Turn On	t0	100	350	μs
Turn ON Delay	t1	200	400	μs
LOAD Voltage Rise Time	t2	100	400	μs
Turn ON to LOAD STATUS Delay	t3	300	600	μs
CONTROL to SWITCH STATUS Delay for Turn Off	t4	200	500	μs
Turn OFF Delay	t5	200	500	μs
Load Voltage Fall Time	t6	100	300	μs
Turn OFF to LOAD STATUS Delay	t7	250	600	μs

Note: Current Fall Time from trip dependent on magnitude of overload

**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

**Figure 3 - Mechanical Dimensions**

All dimensions are in inches [mm]



CONNECTOR CLOSE UP


PIN FUNCTION	
PIN NO.	FUNCTION
1	POWER IN (28V)
2	POWER IN (28V)
3	POWER OUT (28V)
4	POWER OUT (28V)
A1	BATTLE OVERRIDE
A2	SPARE (N/C)
A3	CHASSIS GROUND
A4	SPARE (N/C)
A5	SLEW CONTROL
B1	V-BIAS
B2	SIGNAL GROUND
B3	STATUS 2 (SWITCH)
B4	STATUS 1 (LOAD)
B5	CONTROL

**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

**Table 4 – Model Ratings** – Switch Thermal Resistances are from junction to the side rails

Current Rating @ 100°C	35A	10A
Power Dissipation (including Control Power)	4.55W max @ 35A 25°C 5.43W max @ 35A 100°C	1.40W max @ 10A 25°C 1.65W max @ 10A 100°C
Max Voltage Drop	120 mV max @ 35A 25°C 145 mV max @ 35A 100°C	105 mV max @ 10A 25°C 130 mV max @ 10A 100°C
Switch Thermal Resistance	0.8 °C/W	0.8 °C/W

**Figure 4 - Electrical Block Diagram**



**Description**

Figure 4 shows the block diagram of the SPDBXXD28 module. It uses a low-power four channel digital isolator Si8442 device for digital I/O. These are CMOS devices that employ an RF coupler to transmit digital information across an isolation barrier. Very high speed operation at low power levels is achieved. The operation of a Si8442 channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Transmitter input modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to the output via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields.

Neither the Control or Battle Override inputs, nor the Status outputs, nor the 5VDC VBias are protected against shorts to the 28 VDC Power In voltage. Connecting any of those pins to the 28 VDC Power In voltage, even momentarily, will damage the SSPC, leaving it ON or OFF with incorrect status outputs.

---

**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

The block labeled “Control & Protection Circuitry” gets power from the DC-DC converter and is referenced to the output of the SSPC. This block contains an amplifier to gain up the voltage developed across the sense resistor. It also contains a microcontroller with on-board timers, A/D converter, clock generator and independent watchdog timer. The microcontroller implements a precision  $I^2t$  protection curve as well as an Instant Trip function to protect the wiring and to protect itself. It performs all of the functions of multiple analog comparators and discrete logic in one high-reliability component.

The code programmed in the microcontroller acquires the output of the internal A/D converter, squares the result and applies it to a simulated RC circuit. It checks the output of the simulated circuit to determine whether or not to trip (turn off the power Mosfets). Because the microcontroller simulates an analog RC circuit, the SSPC has ‘thermal memory’. That is, it trips faster if there had been current flowing prior to the overload than if there hadn’t been current flowing. This behavior imitates thermal circuit breakers and better protects the application’s wiring since the wiring cannot take as much an overload if current had been flowing prior to the overload.

The watchdog timer operates from its own internal clock so a failure of the main clock will not stop the watchdog timer. The code programmed in the microcontroller will periodically reset the watchdog timer preventing it from timing out. If the code malfunctions for any reason, the watchdog timer is not reset and it times out. When the watchdog timer times out, it resets the microcontroller. Since the code is designed to detect levels and not edges, the output of the SSPC, immediately reflects the command on its input.

BATTLE SHORT Mode is asserted when this pin is pulled up, thereby preventing tripping and also causes previously tripped unit to turn back on. Do not use a switch to test this feature since the switch bouncing will likely cause the repeated entry/exit/entry to/from Battle Override Mode. This pin is sampled every 20mS so this effect will not last long but may cause tripped channels to cycle on and off and ending with them on.

Failure Mechanisms: Failures can occur in the DC-DC converter, the I/O logic chip, the microcontroller and the Mosfet switches. A failure in the DC-DC converter will likely turn off the Mosfet switches and leave both status outputs at a logic low. A failure in the logic chip can result in multiple failure modes leaving the Mosfet switches on or off and/or provide incorrect status outputs. A failure in the digital isolator will likely leave the Mosfet switches off; the Status outputs will reflect this condition. A failure in the microcontroller can have multiple failure modes leaving the Mosfet switches on or off and/or provide incorrect status outputs. Failures in the Mosfets will likely leave the switches on; the Switch Status output will likely be wrong but the Load Status output would reflect the load current.

For overloads, no heat sinking is required provided the SSPC is allowed some time to cool down. The design has sufficient thermal mass that the temperature will rise only a few degrees under the worst-case overload. Repetitive overloads should be avoided, since this might cause the switches in the SSPC to overheat.

The SSPC will trip on overloads in the ALWAYS TRIP region shown in Figure 1 and will never trip when in the NEVER TRIP region. The SSPC can be reset by bringing the CONTROL pin to a logic low. When the CONTROL pin is brought back to logic high, the SSPC will turn back on. If the overload is still present, the SSPC will trip again. Cycling the 5V VBias power will also reset the SSPC. If the CONTROL pin is at logic high when the VBias power is cycled, the SSPC will turn back on when the VBias power is re-applied.

### **Logic Outputs**

The LOAD STATUS and SWITCH STATUS pins of the SSPC show whether or not the load is drawing current and Power Mosfet switch is on. A logic high on the LOAD STATUS shows that the load draws  $\leq 5\%$  of rated load and a logic low shows that the load draws  $\geq 15\%$  of rated current. A load that draws between 5% and 15% of rated current could result in either a high or low logic level on the LOAD STATUS output. Logic high on the SWITCH STATUS indicates that the Power Mosfet switch is on while a logic low indicates that the switch is off. The SWITCH STATUS does not actually measure the output voltage; it reflects the command to the switch.

**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

As can be seen in Table 5, of the 8 possible states for the combination of CONTROL, LOAD STATUS and SWITCH STATUS only 3 states represent valid SSPC operation. The other 5 states indicate either a failed SSPC or, more likely, a short to Vbias Common or a short to the VBias supply of one of the logic outputs. By comparing the CONTROL input with the LOAD STATUS and SWITCH STATUS outputs, the user can determine whether or not the load is supposed to be ON, whether or not it's drawing current and whether or not the LOAD STATUS and SWITCH STATUS outputs are valid responses to the CONTROL input.

**Table 5 – CONTROL, LOAD STATUS & SWITCH STATUS Truth Table**

State	CONTROL	LOAD STATUS	SWITCH STATUS	Comments
1	L	L	L	SSPC failure or shorted POWER OUT to SIGNAL GROUND
2	L	L	H	SSPC failure
3	L	H	L	Normal OFF condition
4	L	H	H	SSPC failure or shorted SWITCH STATUS to V-Bias
5	H	L	L	SSPC failure or shorted SWITCH STATUS to SIGNAL GND
6	H	L	H	Normal ON condition with load current > 15% rated current
7	H	H	L	Tripped
8	H	H	H	Normal ON condition with load current < 5% rated current

**Wire Size**

For transient or overload conditions, the transient or overload happens so quickly that heat is not transferred from the wire to the surroundings. The heat caused by the  $I^2R$  heating of the wire causes the temperature to rise at a linear rate controlled by the heat capacity of the wire. The equation for this linear rise in temperature, with respect to time, can be solved as:  $I^2t = \text{constant}$ . Every wire has an  $I^2t$  rating that's dependent on the temperature rise allowed and the diameter of the wire. If the  $I^2t$  rating of the SSPC or circuit breaker is less than the  $I^2t$  rating of the wire, then the SSPC or circuit breaker can protect the wire. The maximum  $I^2t$  rating for the 35A SSPC is  $7.35 \times 10^3$  Amp<sup>2</sup>-Seconds. To select a wire size, it's simply a matter of determining the maximum temperature rise of the application and deciding whether or not the wire will be in a bundle and use the information above. To calculate the maximum  $I^2t$ , take the maximum Instant Trip level, in Amps, and square it and multiply it by the time at which the Instant Trip level intersects the falling  $I^2t$  curve. For these devices, the maximum Instant Trip level is at 1300% and it intersects the  $I^2t$  curve at 15mS.

For steady-state conditions, see MIL-W-5088L for wire sizes. In general, wire selected in accordance with MIL-W-5088L, Amendment 1, will also provide the necessary  $I^2t$  rating for transient protection.




**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

**Application Connections**

The SSPC may be configured as a high-side or low-side switch and may be used in positive or negative supply applications.


**Figure 5 – High-Side Switch, Positive Supply**

Figure 5 shows the connections as a high-side switch with a positive power supply.



**Figure 6 – Low-Side Switch, Positive Supply**


Figure 6 shows a low-side switch with a positive power supply. Note that the SLEW CONTROL pin is now connected to POWER IN pin (see Rise/Fall Time paragraph below for more information on SLEW CONTROL pin).




**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

Figures 7 and Figure 8 show negative supply high-side switch and low-side switch implementations. Again, note the connection of the SLEW CONTROL pin.

**Figure 7 – High Side Switch, Negative Supply**



**Figure 8 – Low Side Switch, Negative Supply**



---

**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

**Rise Time & Fall Time**

The rise SSPC are pre-set at the factory for a nominal 120 $\mu$ S and a fall time of 175 $\mu$ S with a supply of 28VDC. The rise and fall times will vary linearly with supply voltage. The SLEW CONTROL pin is used to control the rise and fall times. If the SLEW CONTROL pin is left open, the rise and fall times will be about 50 $\mu$ S or less. Leaving the SLEW CONTROL pin open can be useful when a faster rise or fall time is desirable. With the SLEW CONTROL pin connected as in Figures 5 through 8, the 35A SSPC can turn on into a capacitive load of 5mF, min, 8.9mF, typ, without tripping for any power supply voltage within the ratings. The capacitive load capability is proportional to current rating and can be therefore easily calculated for each model and setting in the SSPC Series as follows:  $C = I_{IT} \times dt/dV$ .  $I_{IT}$  is the Instant Trip level,  $dt$  is the rise time and  $dV = 22.4V$  (10 to 90% of 28V). If there is a resistive load in parallel with the capacitive load, simply subtract the resistive load current from  $I_{IT}$ .

**Wiring and Load Inductance**

Wiring inductance can cause voltage transients when the SSPC is switched off due to an overload. Generally, these transients are small but must be considered when long wires are used on either the POWER IN or POWER OUT pins or both. A 10 foot length of wire in free air will cause a transient voltage of about 26 Volts when the 35A SSPC trips at an Instant Trip level of 440 Amps. At the rated load current of 25 Amps, the voltage transient will be about 1 Volt. If longer wire lengths are used, a transient suppressor may be used at the POWER IN pin and a power diode may be used at the POWER OUT pin so that the total voltage between these pins is less than 50 V. The inductive transient is calculated from  $V = L * di/dt$  where  $V$  is the transient voltage,  $L$  is the total circuit inductance,  $di$  is the change in current (trip current down to 0) and  $dt$  is the fall time, 50 $\mu$ S, minimum. A straight wire in free air has an inductance of approximately 25nH/inch. Proximity to other wires or to a chassis usually reduces the inductance somewhat.

The Mosfet switches have inherent reverse diode to provide a path for reverse current flow. The module also houses free-wheel rectifier on each output to handle cable inductance. These rectifiers are not mounted onto heatsink inside the module and hence are not intended to be used for continuous free-wheeling applications.

When powering inductive loads, the negative voltage transient at the POWER OUT pin can cause the voltage between POWER IN and POWER OUT to exceed the SSPC rating of 100 Volts and an external power diode from the 28V DC LOAD pin to SLEW CONTROL may be used. The cathode of the power diode is connected to the POWER OUT pin with the anode connected to SLEW CONTROL. The power diode must be able to carry the load current when the SSPC switches off. Voltage transients due to wiring or load inductance are proportional to the operating current. Therefore, transients are less of a problem for the lower current SSPC models.

**Paralleling**

For example, putting two 35A SSPCs in parallel will not double the rating to 70 Amps. Due to differences in the  $R_{ds(on)}$  of the Power Mosfets in the SSPCs, the current will not share equally. In addition, there are unit-to-unit differences in the trip curves so that two SSPCs in parallel may possibly trip at 60 Amps. Also, both SSPCs will not trip together; the SSPC carrying the higher current will trip first followed by the other SSPC. Multiple SSPCs may be used in parallel as long as these complexities are appreciated. Do not parallel different models of this series as the current sharing will not be predictable.

**Board Layout**

The current-carrying power circuit should be kept well away from the control circuit and other low-level circuits in the system. It's unlikely, but possible, that magnetic coupling could affect the control circuit when turning normal loads on and off. However, in the case of an overload, the magnetic coupling could be 10 times greater than with normal loads. Effects of such coupling could cause 'chattering' when turning on and off, oscillation, and the possibility of turning the SSPC back on after an overload. The SSPC is a Trip-Free device. Once tripped it will not turn back on until reset and commanded on again. Reset is accomplished by bringing the CONTROL pin low and turning the SSPC back on is accomplished by bringing the CONTROL pin high. Sufficient magnetic coupling between the current-carrying power circuit and the control circuit can negate the Trip-Free characteristic.

**TECHNICAL DATA**  
**DATASHEET 5104, Rev D**

**MIL-STD-704F and MIL-STD-1275B**

These standards cover the characteristics of the electrical systems in Military Aircraft and Vehicles. The SSPC meets all of the requirements of MIL-STD-704F including Normal, Emergency, Abnormal and Electric Starting conditions with the Ripple, Distortion Factor and Distortion Spectrum defined in the standard. The SSPCs also meets all of the requirements of MIL-STD-1275B including operation with Battery and Generator, Generator Only and Battery Only for all of the conditions described in the standard including Cranking, Surges, Spikes and Ripple. In addition, the SSPCs can withstand  $\pm 600$  V spikes for 10 $\mu$ S. We meet all conditions of Fault Free and Single Fault except for EMI. EMI performance shall be tested in the system level.

**DISCLAIMER:**

1- The information given herein, including the specifications and dimensions, is subject to change without prior notice to improve product characteristics. Before ordering, purchasers are advised to contact the Sensitron Semiconductor sales department for the latest version of the datasheet(s).

2- In cases where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, medical equipment, and safety equipment), safety should be ensured by using semiconductor devices that feature assured safety or by means of users' fail-safe precautions or other arrangement.

3- In no event shall Sensitron Semiconductor be liable for any damages that may result from an accident or any other cause during operation of the user's units according to the datasheet(s). Sensitron Semiconductor assumes no responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in the datasheets.

4- In no event shall Sensitron Semiconductor be liable for any failure in a semiconductor device or any secondary damage resulting from use at a value exceeding the absolute maximum rating.

5- No license is granted by the datasheet(s) under any patents or other rights of any third party or Sensitron Semiconductor.

6- The datasheet(s) may not be reproduced or duplicated, in any form, in whole or part, without the expressed written permission of Sensitron Semiconductor.

7- The products (technologies) described in the datasheet(s) are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting these products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.